

# International Journal for Research in Science Engineering and Technology

## DESIGN OF LOW POWER 8T-XOR BASED 1 BIT-FULL ADDER USING CMOS

<sup>1</sup> N. SabariManoj, <sup>2</sup> K. Suriya, <sup>1</sup> M.E VLSI DESIGN, <sup>2</sup> M.E, Assistant Professor, <sup>1</sup> Easwari Engineering college, <sup>2</sup> Easwari Engineering College, <sup>1, 2</sup> Ramapuram, Chennai.

**ABSTRACT-** This paper puts forward a methodology for designing 1 bit full adder using a 8T XOR. The 8T XOR is combined in a specific manner to get a full adder with sum and carry output. The resulting 1 bit full adder is made up of 22 transistors. The simulation is done using Tanner EDA (Electronic design automation) tool using 250nm technology and 5V power supply. The results show the efficiency of the parameters.

Keywords- [power; full adder circuit; transmission gate; NMOS; PMOS; MUX; XOR.]

#### **1. INTRODUCTION**

With the continuously increasing demand of laptops, portable personal communication systems and the evolution of shrinking technology, the research effort in low-power micro-electronics has been intensified and low-power VLSI systems have emerged high in demand. Digital integrated circuits commonly use CMOS circuits as building blocks. The continuing decrease in feature size of CMOS circuits and corresponding increase in chip density and operating frequency have made power consumption a major concern in VLSI design. In recent years, the growing demand for high-speed arithmetic units in CPU (central processing unit), ALU (Arithmetic logic unit), DSP (Digital signal architectures processors) and microprocessors has led to the development of high-speed adders as addition is an obligatory and indispensable function in these units. Adder is the core element of complex arithmetic circuits like addition, multiplication. division. subtraction. exponentiation etc. Thus, enhancing the performance of the full adder block leads to the enhancement of the overall system performance Ref. [1-3]. As a result, design of a high performance full adder is very useful and important. Power dissipation has become Power dissipation has become a prime constraint in high performance applications, especially in portable and battery operated systems so it is necessary to reduce power consumption. With the development of CMOS technology, the minimum gate length of transistors continues to decrease, and the characteristic frequency also will be rising. With the lowering of threshold voltage in ultra deep submicron technology, lowering the supply voltage appears to be the most eminent means to reduce power consumption. However, lowering supply voltage also increases circuit delay and degrades the drivability of cells designed with certain logic styles Ref. [4]. The Tanner EDA Tool is used for back-end designing and the S-Edit and T-spice tools for realizing the designed VLSI adders. The S-edit is used for designing of the schematic of a circuit IJRSET OCTOBER 2016 Volume 3, Issue 10

and T-spice is used to observe the output waveform on the W-edit screen.

### 2. DESIGN OF 1 BIT FULL ADDER USING 8T -XOR LOGIC (22T)

The XOR logic based 1-bit full adder cell has three inputs (X, Y, C<sub>in</sub>) and two outputs (SUM, Cout). The fundamental relation between these three inputs and two outputs are shown in expression (1) and (2). XOR logic based 1-bit full adder can be partitioned into three elementary building modules. The first module is used for implementing Exclusive-OR between X and Y inputs and its complement. The second module computes SUM output using the outputs of the first module and input Cin while the module three is used to calculate the output carry (Cout) using the first module output and the Z, and input Cin. Fig.1. shows the relationship between the three modules. Structure of XOR logic based 1-bit full adder is shown in Fig. 1. It contains three modules (two XOR logic modules and a multiplexer). SUM and Cout signals of full adder cell being driven by the Y and Cin inputs. It can be seen that the output SUM is equal to the Z, when Cin=0, and it is equal to Z when Cin= 1. Thus, a multiplexer can be used to obtain the respective value taking the Z input as the selection signal. Same as the above methodology, the output carry C<sub>out</sub> is equal to Y when Z=0, and it is equal to Cin when Z=1. Z can be used to select the respective value for the needed condition, operating a multiplexer. Here XOR based 1-Bit Fulladder is realized with 22T as shown in Fig. 1 respectively. 22T full adders are realized with 8T transmission gate logic XOR modules respectively along with 6T multiplexer.

 $SUM = XYC_{in} + (X + Y + \overline{C_{in}})C_{out}$ (1)  $C_{out} = XY + (X + Y)C_{in}$ (2)



Figure.1. Design of 8T-XOR logic based 22T Full-Adder.

#### **3. RESULTS**

The proposed designs of 8T XOR based 1-bit full adder circuit with CMOS technology have been implemented by using Back End Tanner Electronic Design Automation (EDA) v14.1 tool. The output waveform for 8T XOR based 1-bit full adder circuit is shown in Fig.2. By using tanner, it will reduce the area and power consumption and also improves the performances of the full adder cells. The systhesis result for 8T XOR based 1-bit full adder is shown in Fig.3. The number of MOSFETS are 22, the number of voltage sources are 4, model definitions are 2, independent nodes are 13, total number of nodes are 18, MOSFET geometrics are 2, sub circuit instances are 0, computed models are 2 and the boundary nodes are 5. The synthesis result of power for 8T XOR based 1-bit full adder circuit is shown in Fig.5. The power value of 4-bit full adder circuit is 0.00977 watts. The output waveform of power for 1-bit full adder circuit is shown in Fig.4.



#### IJRSET OCTOBER 2016 Volume 3, Issue 10



Figure.2. Output waveform for 8-T XOR logic based 22T Full adder.

[ / Spice - [Stealation Rates]	
Th ER Inn Shaker 186 Sep Math He	. 5 ×
A	
<b>T F H</b>	
Inthe Ba	
The second	
nym aneuuleau	
and a second second	
Tations & America Departments of	
TARGER REPORT OF STREAM	
Terrire and note counter	
BUITS = 12 BUITT primetries + 2	
SVIE - 0 ATTE - 0	
John Strategy - 0 Restrict - 0	
Example 1 Conclusion of Conclusion Concerning Concernin	
Tolena average - 5 Compart average - 0	
100 - 0 201 - 0	
007 - 0 007 - 0	
V-control entrol + 0 F-control entrol - 0	
Bern dettess - 0 Birilos-Maxtess - 0	
Educircuite - 0 Educircuit Instance - 0	
Rodel Definiziana - 2 Concerned Rodela - 2	
Independent andre - 13 Reputery roles - 5	
Total actes - 13	
···· ) AND STREAMS ADDRESS ADDRESS FOR STOR	
Annual second data and second statement strategies of the law and	9
No. 1998 N. ANDREW M.	
sea aprile oz. servenjan op.	
Male is E.d Schert, E.	
The automatic territory and the second	
inita inc.	LLM OR
And the Big breat Transact. Research	Treative 00.00 miles
Carrier Contraction Contraction Contraction	1989 V 198

Figure.3. Sythesis result for 8-T XOR logic based 22T Full adder.



Figure.4. Output waveform of power for 8-T XOR logic based 22T Full adder.



Figure.5. Sythesis result of power for 8-T XOR logic based 22T Full adder.

Adder configuration	Number of transistors	Power consumpti on
8-T XOR logic design	22	0.00977
6-T XOR logic design	18	0.0194
MUX based design	22	0.0104

 TABLE I. Comparison of power consumption



Figure. 6. Graphical representation of power consumption.

#### **CONCLUSION**

In this paper, 8T XOR based 1-bit full adder circuit is designed using tanner EDA tool through Very Large Scale Integration (VLSI) System design Environment. Less area utilization, high speed and lower power consumption are the important key factors in VLSI System design environment. The circuit was designed by using tanner EDA tool with CMOS technology and compared with other standard designs like 6T XOR, MUX based designs. The 8T XOR based 1bit full adder circuit offers power value is 0.00977 watts .This full adder circuit is used to improve the overall performance of the structure.

#### IJRSET OCTOBER 2016 Volume 3, Issue 10 REFERENCES

[1]. N. Weste, K. Eshragian, Principles of CMOS VLSI Design: A Systems Perspective, Addison-Wesley, 1993. [2]. Shivshankar Mishra, V. Narendar and R. A. Mishra, "On the Design of High-Performance CMOS 1-Bit Full Adder Circuits,"International Conference on VLSI, Communication &Instrumentation (ICVCI), Proceedings published byInternational Journal of Computer Applications(IJCA) pp.1-4, 2011.

[3]. SubodhWairya, Rajendra Kumar Nagaria, and Sudarshan Tiwari, "Performance Analysis of High Speed Hybrid CMOS Full Adder Circuits for Low Voltage VLSI Design," HindawiPublishing Corporation VLSI Design vol. 2012, pp. 1-18, November 2011.

[4]. Chip-Hong Chang, Jiangmin Gu and Mingyan Zhang, "A Review of 0.18um Full Adder Performances for Tree Structured Arithmetic Circuits," IEEE Transactions On Very Large Scale Integration (VLSI) Systems, Vol. 13, No. 6, JUNE 2005.

[5]. J.-M. Wang, S.-C. Fang, and W.-S. Feng, "New efficient designs for XOR and XNOR functions on the transistor level," IEEE J. Solid-State Circuits. vol. 29, no. 7, pp. 780–786, Jul. 1994.

[6]. A. Chandrakasan, S. Sheng and R. Brodersen, "Low-power CMOSdigital design," IEEE Journal of Solid State Circuits." IEEE Journal of Solid State Circuits, Vol. 27, No 4, pp. 473-484,April 1992.

[7]. H.F. Dadgour, et al," Hybrid NEMS-CMOS integrated circuits; a novel strategy for energy-efficient designs" ET comput. Digit. Tech., Vol. 3, Iss. 6, pp. 593–608, 2009.