

International Journal for Research in Science Engineering and Technology

# DESIGN OF LOW POWER 4-BIT FULL ADDER CIRCUIT USING CMOS LOGIC

<sup>1</sup> N. Sabarimanoj, <sup>2</sup> K. Suriya <sup>1</sup> M.E VLSI DESIGN, <sup>2</sup> M.E, Assistant Professor, <sup>1</sup> Easwari Engineering College, <sup>2</sup> Easwari Engineering College, <sup>1, 2</sup> Ramapuram, <sup>1, 2</sup> Chennai.

ABSTRACT-This paper presents a performance analysis of hybrid 1-bit full-adder circuit design. The adder cell is dissected into smaller modules. The modules are analyzed and calculated extensively. To achieve a good-drivability, noise-robustness, and low-energy operations for deep sub micrometer to explore hybrid-CMOS style design. Hybrid-CMOS design style uses various CMOS logic style circuits to construct new full adders with desired performance .In this paper, a hybrid 1-bit full adder design employing both complementary metal oxide semiconductor (CMOS) logic and transmission gate logic is reported. In the proposed design of this paper first implemented for 1-bit full adder and then extended for 4 bit full adder circuit. The circuit was implemented by using Tanner EDA (Electronic design automation) tool. The 4 bit full adder circuit, which is used to improve the performance of the ALU operation. The proposed 4 bit full adder design is to enhance the speed of the operation and also reduces the area, latency and power consumption. The proposed 4-bit full adder circuit has energy efficient and outperforms several standard full adders without trading off driving capacity and reliability. The new 4-bit full-adder circuit successfully operates at low voltages. Performance parameters such as power consumption, delay and layout area were compared with the existing 1-bit full adder designs such as complementary pass-transistor logic, transmission gate adder and function-adder, hybrid pass-logic with static CMOS output drive full adder, and so on.

**Keywords** - [Complementary Metal-Oxide-Semiconductor (CMOS), Electronic Design Automation (EDA), Arithmetic and Logic Unit (ALU).]

#### **1. INTRODUCTION**

Adder is the most important critical building block in microprocessors and digital signal processors. In general, a 1-bit full adder core has three inputs and two outputs [1]. The increasing demand for low-power very large scale integration (VLSI) design can be focused at different design levels, such as the architectural, circuit, layout, and the process technology level [5]. At the circuits design level, considerable potential For power savings exists by means of correct choice of a logic style for implementing combinational circuits. The circuit logic style used in logic gates like speed, size, power consumption and the wiring net of a circuit. These designs have been broadly classified into two styles, static style and dynamic style.

Static full adders are more reliable, simpler with low power requirement but the on chip area requirement is usually larger compared

#### IJRSET OCTOBER 2016 Volume 3, Issue 10

to dynamic full adder. The advantages of standard CMOS style based adders are strongest against voltage scaling and transistor sizing, while the disadvantages are high input capacitance and buffers [3]. Complementary pass transistor logic is not suitable for low-power applications. Several logic styles individually have been used to design simple and complex arithmetic circuits as flip-flops, XOR-XNOR cells, full adder cells, multipliers, dividers, etc. Classical circuits design normally use only one logic style for the whole circuit design.

The dynamic CMOS logic style gives a high speed of operation because the logic is built with only high mobility nMOS transistors. Due to the absence of the pMOS transistors, the input capacitance is also very low, and thus improves the speed of operation. However, it has several problems such as charge sharing and high clock load. The cmos logic style has high switching-activity and lower noise-immunity. It consumes the power in driving the clock lines. Dynamic logic style is more susceptible to leakage [2]. In the paper, proposed a new hybrid CMOS 4-bit full adder with driving capability .The full adder consists of pass transistor logic (PTL) and static CMOS logic is called as 'hybrid full adder'. A new three-input exclusive OR is first achieved, based on PTL operation,. The CMOS 0.35-µm process technology, the proposed 4-bit full adder is to have the minimum power consumption and less power, delay product by SPICE simulation.

# 2. DESIGN OF 4-BIT FULL ADDER CIRCUIT

The proposed 4-bit full adder circuit with CMOS technology is designed by using Tanner EDA tool. In this paper, 1-bit full adder is extended to 4-bit full adder. The proposed extended 4-bit full adder circuit, reduces the area, delay and power were compared with existing designs such as complementary pass-transistor logic, transmission gate adder, hybrid pass-logic with static CMOS output drive full adder. In the proposed structure, the numbers of transistor counts are decreased and also improve the overall performance of the

#### Pages: 28-31

circuit. In the proposed 4-bit full adder circuit, XNOR module is responsible for most of the power consumption of the entire adder circuit. This XNOR module is designed to minimize the power to the possible extend with avoiding the voltage degradation possibility. The single bit full adder cell designed for optimum performance may not perform well under deployment to real-time conditions. So the single bit adder cell is extended to 4-bit full adder cell to perform well in real time applications.



Figure1- Design of four bit full adder circuit.



Figure2- Schematic design of 4-bit full adder circuit.

#### **3. RESULTS AND DISCUSSION**

The proposed designs of 4-bit full adder circuit with CMOS technology have been implemented by using Back End Tanner Electronic Design Automation (EDA) v14.1 tool. The schematic result of proposed 4-bit full adder circuit is shown in Fig.3. By using tanner, it will reduce the area and power consumption and also improves the performances of the full adder cells. The synthesis result of 4-bit full adder is shown IJRSET OCTOBER 2016 Volume 3, Issue 10

in Fig.4. The number of MOSFETS are 80, the number of voltage sources are 10, model definitions are 2, independent nodes are 32, total number of nodes are 43, MOSFET geometrics are 2, sub circuit instances are 4, computed models are 2 and the boundary nodes are 1. The synthesis result of power for 4-bit full adder circuit is shown in Fig.5. The power value of 4-bit full adder circuit is 0.01275 watts. The output waveform of power for 4-bit full adder circuit is shown in Fig.6.



Figure3- Schematic result of four bit full adder circuit.

						10 J 10
th fill me Sudder Taxa 5	and marked they					
SHAL AIM!	a 🖬 🖬 🕈	8				
1.100348-019         5.7108-0           1.400348-019         5.7116-0           1.400318-019         1.7116-0           1.411042-019         1.4116-0           1.411042-019         1.4116-0           1.411042-019         1.4116-0           1.411042-019         1.4116-0           1.411042-019         1.4116-0           1.51114-019         1.4116-0           1.51114-019         1.4116-0           1.51114-019         1.4116-0	00 1.94296-001 1.5 00 1.94296-001 1.5 00 3.9424-001 1.5 00 3.9424-001 1.5 00 3.9424-001 1.5 00 1.9429-001 1.5 00 1.9429-001 1.5 00 1.9429-001 1.5 00 1.94294-001 1.5 0.04294-001 1.5 0.04294-001 1.5 0.04294-001 1.5 0.04294-001 1.5 0.04294-001 1.5 0.04	20168-011 2.0022+002 6938-019 2.9022+002 6938-019 2.9023+002 6114-012 5.0024+002 6114-012 5.0024-002 6124-014 5.0024-002 6126-014 5.0025+002 6126-012 5.0025+002 61268-012 5.0025+002 61268-012 5.0025+002 61268-012 5.0025+002 61268-012 5.0025+002	2.0271000 2.215 2.02710+000 2.245 2.0270+000 2.245 2.0220+000 2.250 2.0220+000 2.250 2.0220+000 2.250 2.0220+000 2.250 2.0220+000 2.250 2.0220+000 2.250 2.0220+000 2.250	20-000 3r-000 3r-000 6r-000 6r-000 8r-000 8r-000 br-000 br-000 br-000		
RODE REPORT OF DR	х.					
that Board from 8 live (1.)	h 1#-016					
ex siler: L505760e-022 e las poer: 0.00000e-000 e	C LDA LL 7996-912					
RE NOR CLAPSICAL OUT	e che di 1999-19					
er siner LSUSTRE-OIL u In John A.AMMON-MIT BED von Graphical onta Televinj	3.tl seconts	•				
u place LSENAGOUL In place Alfondation RED NOB CHAPBILLE DOTA Network Setue	3.11 esconte 3.15 esconte	•				
er som i Addresser in angene Addresser i RES von Graphical sera fectag Sectag Freedow landgete (Phylical	7-El escoade 7.Es ascoade 7.Es ascoade 1.Es ascoade					
Ar some LASSTRATION To power Ardiotocourts BEN NON-CHAPTELL DATA Facading Secure Transition Analysis (Martinal and Facility Sec. 200	3-21 eccente 3-21 eccente 3-25 eccente 3-25 eccente 12-5					
An prove Luddreperiod by power Accounteration Balance Contraction of the Second State Transfers Language Official and Sporth One. The Operation of the	3-21 eccente 3-21 eccente 3-25 escente 12-5 escente 12-5 escente 12-5 escente 12-5 escente 12-5 escente					
de start Locatego de in pour A descrito de ses vos carstellas sena faciliar faciliar faces analysis contrates analysis contrates and build be. Se	3.21 seconds 3.21 seconds 3.24 seconds 3.24 seconds 3.24 seconds 11.45 seconds 11.45 seconds					
u start Linksterensen in poer Additionation and the Charticle offic facility factor fa	2 Los La Side La 3 La seconda 2.15 seconda 2.15 seconda 11 Ki seconda 11 Ki seconda					
An share Locatere con to power Locatere con to power Locatere con to con contraction of to con to con	3.12 accode 3.12 accode 3.15 annote 3.15 annote 1.15 accode 1.15 accode 1.15 accode 1.15 accode 1.15 accode 1.15 accode	•			10 X, 641	

Figure4- Synthesis result of proposed extended 4bit full adder.



Figure 5- Systhesis result of power for 4 bit full adder circuit.

		Pages: 28-31			
Cell name	Number of transistors	Area Analysis	Power analysis		
Complementar y pass transistor	32	32	8.939		
Transmission gate full adder	20	20	8.179		
Conventional full adder	28	28	9.209		
Hybrid full adder	20	20	2.190		
4-bit full adder	104	10	0.0125		

TABLE1-	Comparison	of	power	and	area	for
various full	adder circuit	s.				



Figure6- Output waveform of power for 4 bit full adder circuit.



Figure7- Graphical representation of power for full adder circuit.

### CONCLUSION

In this paper, Extended 4-bit full adder circuit is designed using tanner EDA tool through Very Large Scale Integration (VLSI) System design Environment. Less area utilization, high speed and lower power consumption are the important key factors in VLSI System design environment. The circuit was designed by using tanner EDA tool with CMOS technology and compared with other standard designs like CMOS,

#### IJRSET OCTOBER 2016 Volume 3, Issue 10

CPL, TFA, TGA and other hybrid designs. The extended 4-bit full adder circuit offers power value is 0.01275 watts .The proposed full adder was further used to implement 32bit carry propagation adder having buffers at appropriate adder stages. When compared to single-bit Full adder, the proposed extended 4-bit full adder gives the better performances. This full adder circuit is used to improve the overall performance of the structure.

## REFERENCES

[1]. C.-K. Tung, Y.-C. Hung, S.-H. Shieh and G.-S. Huang, "A low-power high-speed hybrid CMOS full adder for embedded system," inProc.IEEE Conf. Design Diagnostics Electron. Circuits Syst., vol. 13, pp. 1–4,2007.

[2]. S. Goel, A. Kumar, and M. A. Bayoumi, "Design of robust, energy efficient full adders for deep-sub micrometer design using hybrid-CMOS logic style," IEEE Trans. Very Large Scale Integation (VLSI) Syst., vol. 14,no. 12, pp. 1309–1321, Dec. 2006.I.S. Jacobs and C.P. Bean, "Fine particles, thin films and exchange anisotropy," in Magnetism, vol. III, G.T. Rado and H. Suhl, Eds. New York: Academic, 1963, pp. 271-350.

[3]. D. Radhakrishnan, "Low-voltage lowpower CMOS full adder," IEEProc.-Circuits Devices Syst., vol. 148, no. 1, pp. 19–24, Feb. 2001.

[4]. R. Zimmermann and W. Fichtner, "Lowpower logic styles: CMOS versus passtransistor logic," IEEE J. Solid-State Circuits, vol. 32, no. 7,pp. 1079–1090, Jul. 1997.

[5]. Y. Yorozu, M. Hirano, K. Oka, and Y. Tagawa, "Electron spectroscopy studies on magneto-optical media and plastic substrate interface," IEEE Transl. J. Magn. Japan, vol. 2, pp. 740-741, August 1987 [Digests 9th Annual Conf. Magnetics Japan, p. 301, 1982].

[6]. C. H. Chang, J. M. Gu, and M. Zhang, "A review of 0.18-μm full adder performances for tree structured arithmetic circuits,"IEEE Trans. Very Large Scale Integration (VLSI) Syst., vol. 13, no. 6, pp. 686–695, Jun. 2005. [7]. A.M. Shams, T. K. Darwish, and M. A. Bayoumi, "Performance analysis of low-power 1-bit CMOS full adder cells,"IEEE Trans. Very Large Scale Integration. (VLSI) Syst., vol. 10, no. 1, pp. 20–29, Feb. 2002.

[8]. M. L. Aranda, R. Báez, and O. G. Diaz, "Hybrid adders for high-speed arithmetic circuits: A comparison," in Proc. 7th IEEE Int. Conf. Elect.Eng. Comput. Sci. Autom. Control (CCE), Tuxtla Gutierrez, NM, USA, Sep. 2010, pp. 546–549.

[9]. M. Vesterbacka, "A 14-transistor CMOS full adder with full voltage swing nodes," in Proc. IEEE Workshop Signal Process. Syst. (SiPS), Taipei, Taiwan, Oct. 1999, pp. 713–722.